ELPIDA Industrial Partner

EBD52UC8AKFA-5B - ELPIDA EBD52UC8AKFA-5B Memory Module - 512MB Module DDR PC3200 non-ECC...

larger image

Request Quote
For Price
Part Number:
EBD52UC8AKFA-5B
Model Number:
EBD52UC8AKFA-5B
Make:
ELPIDA
Lead Time:
Available
Qty In Stock:
Available

ELPIDA EBD52UC8AKFA-5B Memory Module - 512MB Module DDR PC3200 non-ECC Unbuffered DDR400 Memory Module Simple Type: Memory Module

The EBD52UC8AKFA is 64M words × 64 bits, 2 ranks Double Data Rate (DDR) SDRAM unbuffered module, mounting 16 pieces of 256M bits DDR SDRAM sealed in TSOP package. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 2 bits prefetch-pipelined architecture. Data strobe (DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. This module provides high density mounting without utilizing surface mount technology. Decoupling capacitors are mounted beside each TSOP on the module board.

Download the datasheet (PDF)

For Resellers and High Volume Orders:
Please request a quote to obtain preferred pricing.

Features

  • (DIMM)
  • 184-pin socket type dual in line memory module
  • 2 variations of refresh
  • 2.5 V (SSTL_2 compatible) I/O
  • 2.5V power supply
  • 4 internal banks for concurrent operation (Components)
  • 7.8µs maximum average periodic refresh interval
  • aligned with data for WRITEs
  • Auto precharge option for each burst access
  • Auto refresh
  • Bi-directional, data strobe (DQS) is transmitted /received with data, to be used in capturing data at the receiver
  • Commands entered on each positive CK edge; data referenced to both edges of DQS
  • Data inputs and outputs are synchronized with DQS
  • Data mask (DM) for write data
  • Data rate: 400Mbps (max.)
  • Differential clock inputs (CK and /CK)
  • DLL aligns DQ and DQS transitions with CK transitions
  • Double Data Rate architecture; two data transfers per clock cycle
  • DQS is edge aligned with data for READs; center
  • Lead pitch: 1.27mm
  • Lead-free
  • PCB height: 31.75mm
  • Programmable /CAS latency (CL): 3
  • Programmable burst length: 2, 4, 8
  • Programmable output driver strength: normal/weak
  • Refresh cycles: (8192 refresh cycles /64ms)
  • Self refresh

Specifications

    General
  • Memory: 512 MB

 

Applications

  • None Available

Aliases

  • None Available